

The specification is objected to on page 3, line 25, since the Examiner could not interpret the meaning of “... influence of round of signal ...”. This disclosure relates to a corner of a signal waveform that is rounded due to the load. Specifically, a signal waveform may be somewhat deformed by the load. For example, the corner of the original rectangular waveform may be rounded. A signal amplification circuit is necessary in order to reduce the influence of this change. The specification is slightly amended to change “round” to “rounding” to clarify this disclosure. No new matter is added by this slight amendment for clarification purposes.

Claims 1-6 are rejected under 35 U.S.C. §102(b) as being anticipated by U.S. 5,365,875 to Asai et al. This rejection is traversed for the reasons advanced in detail below.

The Examiner is contending that the limitation that the transistor is used in a buffer circuit or an LED based device is not a structural limitation, and, thus, does not further limit the structure of the recited invention. Applicants do not agree with this contention. The “analog buffer” recited in claim 1 is clearly a structural limitation that must be given weight, and, thus, cannot be merely ignored by the Examiner. Specifically, claim 1 recites a semiconductor device that includes an analog buffer circuit. This analog buffer circuit is recited a separate component of the semiconductor device.

A cited reference used under Section 102(b) must include all elements of the claim, including the analog buffer circuit. Since the reference to Asai et al. fails to include such a feature, the reference to Asai et al. is not proper under Section 102(b) since it fails to include each and every element of the claim. Consequently, this rejection should be reconsidered and withdrawn.

Claims 7-14 are rejected under 35 U.S.C. §103(a) as being unpatentable over Asai et al. in view of U.S. 6,090,650 to Dabral et al. Claims 7-14 are canceled herein, rendering this rejection moot.

Claims 15, 16, 19, 20, 22, 25 and 26 are rejected under 35 U.S.C. §103(a) as being unpatentable over Applicant’s prior art as shown in Figure 5, in view of Asai et al. This rejection is traversed for the reasons advanced in detail below.

Claim 15 also recites a semiconductor device including an analog buffer. For the reasons advanced above with respect to claim 1, Asai et al. fails to disclose an analog buffer. Further, Applicant's prior art in the disclosure of the instant application is not sufficient to provide a motivation or teaching expressly therein to suggest combining it with the teachings of Asai et al. Only by engaging in hindsight reconstruction could one of skill in the art reach the claimed features of claim 15 and claims 16 and 19, as well as claims 20, 22, 25 and 26, particularly, to reach the recitation of a gate length of 7 μm or longer or a gate width of 50 μm or longer. The courts have repeatedly held that references combined under 35 U.S.C. §103 must include some suggestion or motivation to combine them. Specifically, the "[m]ere fact that the prior art may be modified to produce the claimed invention does not make modification obvious unless prior art suggested the desirability of modification." *In re Fritch*, 23 U.S.P.Q.2d 1780 (Fed.Cir.1992). Consequently, this rejection should be overcome.

Claims 17, 18, 21, 23, 24, 27 and 28 are rejected under 35 U.S.C. §103(a) as being unpatentable over Applicant's prior art in view of Asai et al. and further in view of Dabral et al. Claims 17 and 18 depend from claim 16, and thus, include all of the limitations recited therein. For the reasons advanced above with respect to claim 16, this rejection should likewise be overcome. Furthermore, Applicants contend, as above with claim 16, that there is no motivation to combine the teachings of Applicant's prior art with Asai et al. to reach the recitation of a gate length of 7 μm or longer and/or a gate width of 50 μm or longer. As a result, this rejection should similarly be overcome.

In view of the foregoing, it is respectfully requested that the rejections of record be reconsidered and withdrawn by the Examiner, that claims 1-6 and 15-28 be allowed and that the application be passed to issue.




Docket No. 740756-2384

Serial No. 09/986,742

Page 5

If a conference would expedite prosecution of the instant application, the Examiner is hereby invited to telephone the undersigned to arrange such a conference.

Respectfully submitted,



Jeffrey L. Costellia
Registration No. 35,483

NIXON PEABODY LLP
8180 Greensboro Drive, Suite 800
McLean, VA 22102
(703) 770-9300

RECEIVED
JUN -2 2003
TECHNOLOGY CENTER 2800